
PIC16F946
DS41265A-page 164
Preliminary
2005 Microchip Technology Inc.
FIGURE 13-1:
FLASH PROGRAM MEMORY READ CYCLE EXECUTION
TABLE 13-1:
REGISTERS/BITS ASSOCIATED WITH DATA EEPROM
Addr
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
Resets
0Bh/8Bh/
10Bh
INTCON
GIE
PEIE
T0IE
INTE
RBIE
T0IF
INTF
RBIF
0000 000x
0Ch
PIR1
EEIF
ADIF
RCIF
TXIF
SSPIF
CCP1IF
TMR2IF
TMR1IF
0000 0000
8Ch
PIE1
EEIE
ADIE
RCIE
TXIE
SSPIE
CCP1IE
TMR2IE
TMR1IE
0000 0000
10Ch
EEDATL
EEDATL7
EEDATL6
EEDATL5
EEDATL4
EEDATL3
EEDATL2
EEDATL1
EEDATL0
0000 0000
10Dh
EEADRL
EEADRL7 EEADRL6 EEADRL5 EEADRL4 EEADRL3 EEADRL2 EEADRL1 EEADRL0
0000 0000
10Eh
EEDATH
—
EEDATH5 EEDATH4 EEDATH3 EEDATH2 EEDATH1 EEDATH0
--00 0000
10Fh
EEADRH
—
EEADRH4 EEADRH3 EEADRH2 EEADRH1 EEADRH0
---0 0000
18Ch
EECON1
EEPGD
—
WRERR
WREN
WR
RD
0--- x000
---- q000
18Dh
EECON2
EEPROM Control Register 2 (not a physical register)
---- ----
Legend:
x
= unknown, u = unchanged, – = unimplemented read as ‘0’, q = value depends upon condition.
Shaded cells are not used by data EEPROM module.
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
BSF EECON1,RD
executed here
INSTR(PC + 1)
executed here
Forced NOP
executed here
PC
PC + 1
EEADRH,EEADRL
PC+3
PC + 5
Flash ADDR
RD bit
EEDATH,EEDATL
PC + 3
PC + 4
INSTR (PC + 1)
INSTR(PC - 1)
executed here
INSTR(PC + 3)
executed here
INSTR(PC + 4)
executed here
Flash Data
EEDATH
EEDATL
register
EERHLT
INSTR (PC)
INSTR (PC + 3)
INSTR (PC + 4)